UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/804,852	03/19/2004	Lauri Paatero	915-008.022	7439
	190 09/08/2008 LA VAN DER SLUYS & ADOLPHSON, LLP		EXAMINER	
BRADFORD GREEN, BUILDING 5 755 MAIN STREET, P O BOX 224		NALVEN, ANDREW L		
MONROE, CT	*		ART UNIT	PAPER NUMBER
			2134	
			MAIL DATE	DELIVERY MODE
			09/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)		
	10/804,852	PAATERO, LAUF	PAATERO, LAURI	
Office Action Summary	Examiner	Art Unit		
	ANDREW L. NAL	.VEN 2134		
The MAILING DATE of this comm Period for Reply	unication appears on the cover	sheet with the correspondence ac	ddress	
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THE - Extensions of time may be available under the provis after SIX (6) MONTHS from the mailing date of this c - If NO period for reply is specified above, the maximul - Failure to reply within the set or extended period for r Any reply received by the Office later than three mon earned patent term adjustment. See 37 CFR 1.704(b)	MAILING DATE OF THIS CC ons of 37 CFR 1.136(a). In no event, howe ommunication. In statutory period will apply and will expire steply will, by statute, cause the application to his after the mailing date of this communica	MMUNICATION. Ever, may a reply be timely filed SIX (6) MONTHS from the mailing date of this of the become ABANDONED (35 U.S.C. § 133).		
Status				
 Responsive to communication(s) This action is FINAL. Since this application is in condition closed in accordance with the presented. 	2b)☐ This action is non-fina on for allowance except for for	mal matters, prosecution as to the	e merits is	
Disposition of Claims				
4) Claim(s) 1 and 4-12 is/are pendir 4a) Of the above claim(s) i 5) Claim(s) is/are allowed. 6) Claim(s) 1, 4-12 is/are rejected. 7) Claim(s) is/are objected to 8) Claim(s) are subject to res	s/are withdrawn from considera			
9) The specification is objected to by 10) The drawing(s) filed on <u>09 July 20</u> Applicant may not request that any o Replacement drawing sheet(s) included 11. The oath or declaration is objected.	<u>07</u> is/are: a)⊠ accepted or b) ojection to the drawing(s) be held ing the correction is required if the	in abeyance. See 37 CFR 1.85(a). e drawing(s) is objected to. See 37 C		
Priority under 35 U.S.C. § 119				
2. Certified copies of the prior3. Copies of the certified copies	: ity documents have been rece ity documents have been rece es of the priority documents ha tional Bureau (PCT Rule 17.2)	ived. ived in Application No ive been received in this National (a)).	l Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review 3) Information Disclosure Statement(s) (PTO/SB/0 Paper No(s)/Mail Date	√ (PTO-948) 8) 5) □	Interview Summary (PTO-413) Paper No(s)/Mail Date Notice of Informal Patent Application Other:		

Application/Control Number: 10/804,852 Page 2

Art Unit: 2134

DETAILED ACTION

1. Claims 1, 4-12 are pending.

Response to Arguments

- 2. Applicant's arguments filed 7/16/2008 have been fully considered but they are not persuasive.
- 3. Applicant has argued on pages 5-7 that the Srinivasan reference fails to teach a configuration register is configured to receive mode setting instructions from a protected application. Examiner respectfully disagrees. Srinivasan teaches a configuration register is configured to receive mode setting instructions from a protected application (Srinivasan, paragraphs 0121, 0122, 0127, 0133, Abstract). Srinivasan teaches that a protected application in the form of application software (Srinivasan, paragraph 0121) places parameters in a set of registers of secure mode logic (Srinivasan, paragraph 0121). Based upon the setting of parameters in the registers of the secure mode logic, the mode is set to secure (Srinivasan, paragraph 0122). Thus, it is clear that Srinivasan teaches mode setting instructions indicating whether secure mode is to be entered. Srinivasan further discloses that the mode setting instruction is received from a protected application by disclosing that the application software is assured to be executed securely by the secure processor (Srinivasan, Abstract). Srinivasan's secure processor ensures that the application software is authorized to run (Srinivasan,

Art Unit: 2134

Abstract). Thus, Examiner maintains that Srinivasan's application software is a protected application and that the a configuration register receives mode setting instructions from the protected application software.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 4-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grohoski et al US PGPub 2004/0225885 in view of Srinivasan et al US PGPub 2004/0158742.
- 5. With regards to claims 1, 11-12, Grohoski teaches an electronic device comprising (Grohoski, paragraph 0056, paragraph 0106, crypto processor), an accelerator for accelerating cryptographic data processing operations, which acceleration is arranged with (Grohoski, paragraph 0056, higher speed encryption and decryption processes enabled using crypto coprocessor) a first logical interface over which data to be processed is provided (Grohoski, paragraphs 0061-0062, transfers crypto packet), a secure second logical interface over which cryptographic keys employed in the operation of processing data is provided (Grohoski, paragraph 0062, paragraph 0052, control queue, paragraphs 0056-0057, sharing access to registers and

Application/Control Number: 10/804,852

Page 4

Art Unit: 2134

memory access units provides a secure connection, paragraph 0106, controlled access to secure registers), and wherein the first logical interface and the secure second logical interface share a same physical interface (Grohoski, paragraph 0056, share same memory access units). Grohoski fails to teach a configuration register arranged to indicate to the accelerator whether secure mode or normal mode is set by the processor arranged in the device. However, Srinivasan teaches a configuration register arranged to indicate to the accelerator whether secure mode or normal mode is set by the processor and configured to receive mode setting instructions from a protected application, said processor arranged in the device (Srinivasan, paragraphs 0121, 0127, 0133). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to utilize Srinivasan's method of providing secure operation modes for a processor because it offers the advantage of ensuring that only authorized application software is executed and only authorized multimedia content is rendered (Srinivasan, paragraph 0007).

- 6. With regards to claim 4, Grohoski as modified teaches the configuration register is further arranged such that is may be set in one of a plurality of possible encryption modes, the accelerator being arranged to operate in the encryption mode set in the register (Grohoski, paragraph 0116, encryption type field).
- 7. **With regards to claim 5**, Grohoski teaches the accelerator is arranged such that the first logical interface and the secure second logical interface are provided via respective physical interfaces (Grohoski, Figure 2 Items 215 and 210).

Application/Control Number: 10/804,852

Art Unit: 2134

8. **With regards to claim 6**, Grohoski as modified teaches the first logical interface of the accelerator is arranged such that it is accessible by any application while the secure second logical interface of the accelerator is arranged such that it is accessible by protected applications only (Srinivasan, paragraphs 0007, 0121, 0127, 0133).

Page 5

- 9. **With regards to claim 7**, Grohoski as modified teaches protected applications prevent other applications from accessing the accelerator (Grohoski, paragraph 0106).
- 10. **With regards to claim 8**, Grohoski as modified teaches protected applications are applications which are allowed to execute in the secure execution environment (Aaro, column 4 lines 55-61).
- 11. With regards to claim 9, Grohoski as modified teaches storage circuitry arranged with at least one storage area in which protected data relating to device security is located (Grohoski, paragraph 0106), a processor arranged such that is may be set in one of at least two separate operating modes (Srinivasan, paragraphs 0007, 0121, 0127, 0133) and the device further arranged such that the processor is given access to said storage area when a normal processor operating mode is set (Srinivasan, paragraphs 0007, 0121, 0127, 0133) and the processor is denied access to said storage area when a normal processor operating mode is set (Srinivasan, paragraphs 0007, 0121, 0127, 0133) and the processor is capable of accessing the secure second logical interface of the accelerator when the secure processor operating mode is set (Srinivasan, paragraphs 0007, 0121, 0127, 0133).
- 12. **With regards to claim 10**, Grohoski as modified teaches the protected applications controlling the processor operation mode (Srinivasan, paragraph 0010).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ANDREW L. NALVEN whose telephone number is (571)272-3839. The examiner can normally be reached on Monday - Thursday 8-6, Alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kambiz Zand can be reached on 571 272 3811. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/804,852 Page 7

Art Unit: 2134

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Andrew L Nalven/ Primary Examiner, Art Unit 2134